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Abstract Software Defined Networking (SDN) has attracted widespread attention
due to its architectural challenges to flexibly and dynamically control network
switches and packets traversing them. Recently the programmability on the data
plane becomes an active area of research. For example, Programming Protocol-
independent Packet Processors (P4) was introduced as a language to enable packet-
level processing by the data plane and supported by not only on software but on
a variety of hardware of switches and devices. Motivated by this shift, we provide
a P4-based implementation of the MTQ/QTL that is a dynamic advanced Active
Queue Management (AQM) scheme previously proposed by the authors. In this pa-
per, we report a P4-based MTQ/QTL implementation and its evaluation on software
switches by Mininet emulator. Through the emulation, we verify that the effects
of MTQ/QTL to benefit delay-sensitive application flows are similar to the previ-
ous simulation results, which suggests that the data plane programming using P4 in
advanced AQM is feasible and promising as a next generation SDN enabler.
1 Introduction
Software Defined Networking (SDN) has been studied with a long history and at-
tracted widespread attention due to its architectural challenges including the sepa-
ration of the data plane and the control plane[1]. In particular, the programmabil-
ity on the control plane has been actively developed for a decade with open API
(e.g., OpenFlow), which enables to control network switches/devices by a con-
Kazumi Kumazoe
Kyushu Institute of Technology, 1-1 Sensui-cho, Tobata-ku, Kitakyushu-shi, Fukuoka, Japan,
e-mail: igarashi.kazumi836@mail.kyutech.jp
Masato Tsuru
Kyushu Institute of Technology, 680-4 Kawazu, Iizuka-shi, Fukuoka, Japan e-mail:
tsuru@cse.kyutech.ac.jp
1
2 Kazumi Kumazoe and Masato Tsuru
troller in a central manner. Then Programming Protocol-independent Packet Pro-
cessors (P4)[2], a domain specific language, appeared in 2014 and it enables to
program the data plane (e.g. packets on flow) directly. Conventional switches (in-
cluding OpenFlow switches) without supporting data plane programming cannot
instantly change the functionality on packet processing by the rules written in ASIC
datasheets, whereas the P4 architecture allows an administrator or controller to in-
stall and update the rules in a top-down approach [3].
Recently, P4 framework has been supported by a variety of software-based and
hardware-based switches and devices, and thus a number of studies appear on data
plane programming using P4. For example, in [4] , an on-switch mechanisms named
SQR(Shared Queue Ring), in which enabling caching of small number of recently
transmitted packets and retransmit them on the appropriate backup network path, is
proposed to reduce FCT (Flow Completion Time) in the presence of link failures
in datacenter networks. The performance evaluation on a hardware testbed using a
Barefoot Tofino switch shows that their approach is effective and practical. In [5],
the congestion avoidance scheme, in which congestion is detected via monitoring of
both operation delay of packets and queueing delay and affected flows are re-routed,
is implemented in both software and hardware switches. [6] implements the CoDel,
targeting the bufferbloat problem, in software switch and confirm the effectiveness
of CoDel which is a kind of Active Queue Management (AQM) scheme.
In [7], we proposed a dynamic user-oriented AQM scheme named MTQ/QTL
and evaluated its performances via simulation. For the MTQ/QTL scheme, non-
standard functions to process the queues and the packet header should be imple-
mented on each switch. Therefore, in this paper, we report a P4-based MTQ/QTL
implementation and its evaluation on software switch (BMv2) [8] by Mininet emu-
lator [9].
2 Adaptive early packet discarding scheme (MTQ/QTL)
The MTQ (Maximum Transmission Queue)/QTL (Queue To Live) is an adaptive
early packet discarding scheme for delay-sensitive application flows that was pre-
viously proposed by the authors [7]. There are four types of delays experienced by
each packet in the network: the propagation delay, the transmission delay, the queue-
ing delay, and the processing delay. MTQ and QTL work based on the queueing
delay (the time a packet will spend in a queue or the total time a packet will spend
in all queues they will pass) to proactively discard some packets that are likely to
become useless for the application.
The MTQ and/or QTL parameters are set in the header of each packet at the
sender node of an application flow, and those packets are forwarded to intermediate
nodes. Every time a packet arrives at an intermediate node, it is queued or discarded
according to the MTQ and/or QTL mechanisms as shown in Fig. 1. Packets with the
MTQ parameter are managed based on a local queuing delay limit at each interme-
diate node. Packets with the QTL parameter, on the other hand, are managed based
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Fig. 1 MTQ/QTL algorithms.
on a global (total) queuing delay limit throughout the end-to-end network path. In
the MTQ/QTL scheme, both of MTQ and QTL parameters can be set in the header
jointly and both values are examined sequentially (i.e., MTQ value is first exam-
ined and then QTL value is checked and updated if necessary) at each intermediate
node. Note that, as a flow performance metric to be improved, we consider Effective
Packet Loss Rate (EPLR), an application-aware packet loss rate considering both
the packets discarded at a queue due to buffer overflow or MTQ/QTL and the pack-
ets discarded by the receiver due to an experienced end-to-end delay exceeding the
maximum allowable end-to-end delay. Since an end-to-end delay consists of a fixed
part (depending on the packet size and the network path) assumed to be known and
a total queuing delay, we adopt an maximum allowable total queuing delay called
“the allowable queuing delay”, instead of an maximum allowable end-to-end delay.
As demonstrated by simulation in [7], MTQ or QTL alone can improve the EPLR
of flows differently, but a proper combination is more beneficial.
3 P4-based Implementation of MTQ/QTL scheme
We implemented MTQ/QTL algorithms by referring to the P4 programming sam-
ples available in VM[10] to evaluate its feasibility using SDN Emulator Mininet[9].
We used the software switch BMv2 (behavioral model version 2) in the simple switch
as a target of BMv2 as shown in Fig2.
In parser, packets are parsed based on defined protocols in the header, then the
control for each packets (e.g., deciding the destination, modification to the packet
(including adding or removing the header) and discarding packets etc. in ingress and
egress parts. In BMv2 simple switch model, the queue exists between ingress and
egress parts. Various parameters including such as queue length and an output rate
of the queue (e.g. packet per sec) can be set via simple switch model CLI provided
by BMv2. MTQ/QTL parameters we implemented in option fields in IP header are
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Fig. 2 Configuration of simple switch target on BMv2 from [11][12].
shown in Table 1 and its implementation in P4 code and class definitions needed in
Scapy[13], which is used as a generater/receiver of packets, are shown in Fig.3
Table 1 Fields in the Option Field implemented in MTQ/QTL algorithms
Field Name Length
Flag 16 bit 1 (MTQ), 2 (QTL), 3 (MTQ+QTL)
MTQ 32 bit MTQ value in microsecond
QTL 32 bit QTL value in microsecond
Allowable Queuing Delay 32 bit Allowed queueing delay in microsecond
Fig. 3 Example of IP header option implementation ((a) P4, (b) Scapy).
Statistics at switches including the number of arriving packets, discarded packets
and the length of the queue can be measured using counters or/and registers imple-
mented in BMv2. As explained in Section 2, MTQ/QTL scheme refers the queue
length and estimates the queueing delay when each packet arrives at the ingress part
of the queue. In original BMv2 implementation, the queue length can not be referred
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at ingress part of the queue. Namely, the queue length is available when the packet
arrives at the egress part[14]. Therefore, we modified the BMv2 implementation so
that the queue length can be monitored when each packet arrives at ingress of the
queue. Note that, in the implementation of BMv2 on Mininet, the processing time
to transmit one packet is specified by a packet-per-sec setting of output rate of the
queue regardless of the size of the packet. Based on the architecture, we implement
MTQ/QTL algorithms in BMv2 architecture.
4 Emulation-based Evaluation
4.1 Evaluation Settings
The network model to evaluate our P4-based MTQ/QTL is illustrated in Figure4.
Three constant bit rate (CBR) UDP flows, f1, f2 and f3, are generated by Scapy;
each flow consists of 1000 packets with a size of 100 [Byte]. On each (output) link,
the length of queuing buffer is 64 packets and the packet transmission rate is 30
[pps], thus the transmission time of one packet on link is 1/30 = 0.033[s]. As a
congested network scenario, flow f1 competes with other flows at two queues (on s1
and s2) and may experience a longer end-to-end delay in the network, while flows f2
and f3 compete with another flow at a only single queue on s1 and s2, respectively.
As a performance metric for delay-sensitive application flows with an application-
aware maximum allowable total queuing delay (we call it “the allowable queuing
delay”), we adopt EPLR introduced in Section 2. The allowable queuing delay is set
to 3 [s] in the following evaluation.
Fig. 4 Emulation network model.
Please note that, in P4, a program implementation can run on a variety of
software/hardware-based platforms with little or no change. Thus, we verify the
functionality of a basic implementation on P4 with software switches in this sec-
tion. A more performance-oriented refinement of that on P4 with hardware devices
remains as future work. In our evaluation, a low processing speed and a long pro-
cessing time of transmission in queues are emulated, although these settings may not
reflect a realistic application and network. The purpose is to avoid an unnecessary
affect by the performance issue due to emulation environment resources.
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4.2 Results without MTQ/QTL
Figs. 5 and 6 provide experimental queue length histograms of s1 and s2 switches
without MTQ/QTL on the network shown in Fig. 4, respectively. The histogram in-
dicates how many arriving packets see a range of queue lengths, e.g., [0,10], [11,20],
. . . , [51,63], [64].
Since the size of queuing buffer is 64 packets, any arriving packet that sees a
queue length of 64 is discarded. Most often, the queue length appears between 51
and 63. Since the transmission time of one packet on output link is 1/30 [s], an
arriving packet will experience a delay of n/30 [sec] on the switch when the queue
length is n packets. Depending on the number of congested queues on each flow, the
packets on flow f1 will experience at most the delay of 1/30× 64× 2 = 4.26 [s],
while the packets on f2 or f3 will experience at most the delay of 1/30×64×1 =
2.13 [s]. In this network configuration, we consider an application that requires the
allowable queuing delay of 3 [s] (3000 [ms]), and examine the effects of MTQ/QTL
on flows of the application.
Fig. 5 Queue length distribution at s1. Fig. 6 Queue length distribution at s2.
Fig. 7 compares the packet loss rates of flows f1, f2, f3 at queues, at the applica-
tion, and in total (i.e., EPLR). Packets on flow f1 often experience a total queuing
delay exceeding the allowable queuing delay and thus are discarded by the applica-
tion even if they are received at h3. On the other hand, packets on flows f2 or f3 are
never discarded by the application.
4.3 Results with MTQ and/or QTL
As explained above, since the size of queuing buffer is 64 packets and the transmis-
sion time of one packet is 1/30 [s], the delay experienced on a single queue is at
most 2.133 [s] (2133 [ms]). Therefore we examine MTQ values ranging from 200
to 2000 [ms].
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Fig. 7 Packet loss rates at queues, at the application, and in total (i.e., EPLR).
Fig. 8 Queue length distribution at s1. Fig. 9 Queue length distribution at s2.
Figs. 8 and 9 provide experimental queue length histograms of s1 and s2 switches
with MTQ value of 1500 [ms]. In response to this MTQ value, the queue length is
strongly limited to 45 packets that is around 70% of the original length of 64 packets.
In other words, when the queue length is 45, a newly arriving packet is discarded by
MTQ although the queuing buffer is not overflowed. Fig. 10 compares the packet
loss rates of flows f1, f2, f3 with MTQ values of 1200 and 1500 [ms] at queues, at
the application, and in total (EPLR). When the MTQ value is set to 1200 [ms], there
is no packet loss by the application. This is because, even on flow f1 (h1 to h3;
competing at two switches), the queuing delay is limited to 2400 (1200× 2) [ms]
by MTQ, which is shorter than the allowable queuing delay (3000 [ms]). However,
there are considerable packet losses at queues due to this strong limitation on queue
length.
In contrast, with the MTQ value of 1500 [ms], the packet losses at queues are mit-
igated due to a weaker limitation on queue length. However, there are considerable
packet losses by the application on flow f1, although the queuing delay is expected
to be up to 3000 (1500×2) [ms] that does not exceed the allowable queuing delay.
We investigate the cause of this happening. Figs. 11 and 12 provide experimental
histograms of queuing delay experienced by each packet (measured when a packet
departs the queue) at s1 and s2 with MTQ value of 1500 [ms]. Contrary to our ex-
pectation, the experienced delay in queue sometimes exceeds 1500 [ms] limited by
MTQ. In our P4-based MTQ implementation, when a new packet arrives, the ex-
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Fig. 10 Packet loss rates at queues, at the application, and in total (i.e., EPLR) (MTQ adopted).
pected queuing delay is computed based on the current queue length. Then, if the
expected delay is less than the MTQ value (1500 [ms] in this case), the packet is
queued, otherwise discarded. Those results suggest that a packet experiences not
only a queuing delay but also an additional processing delay up to 40 [ms]queued.
In the following experiment scenarios, based on this observation, we set MTQ and
QTL values conservatively, i.e., smaller than the allowable queuing delay of the
application.
Fig. 11 Queuing delay time distribution at s1. Fig. 12 Queuing delay time distribution at s2.
Figure 13(a) shows the effect of the early packet discarding of MTQ on the effec-
tive packet loss rate (EPLR) of each of three flows. A too small MTQ value causes
unnecessary early packet discarding while a too large MTQ value provides very lit-
tle effect. With MTQ value of 1400 [ms], the EPLR of flow f1 is minimized while
the EPLRs of flows f2 and f3 are a little larger than those with MTQ value of 1000
or 1200. In other words, by MTQ with an appropriate setting, the flow in the most
severe condition benefits significantly in terms of EPLR while other flows are not
damaged.
Similarly, Fig. 13(b) shows the effect of QTL on the EPLR of each of three flows.
The EPLR of flow f1 is significantly improved by QTL especially with QTL value
of 2500 [ms]. On switch s2, a packet on flow f1 is discarded before being queued if
it is expected to experience a total queuing delay (on s1 and s2) exceeding the QTL
value; and this early discarding helps other packets on s2.
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Fig. 13 Effective Packet Loss Rate (a) MTQ, (b) QTL, (c) MTQ+QTL.
For flow f2, the QTL has very little effect on the EPLR. This is because f2 com-
petes only with f1 at s1 and the maximum queuing delay at s1 is 2133 [ms]. There-
fore, the packets on flow f2 always experience a queuing delay less than 2133 and
thus are not discarded by QTL with a value larger than 2133. In contrast, for flow
f3, the QTL achieves 0 EPLR. This is because f3 competes only with f1 at s2 but
some of competing packets on f1 are discarded by QTL . Therefore, the congestion
on s2 is mitigated and the packet losses on f3 can be avoided.
Finally, Fig. 13(c) shows the combined effect of MTQ+QTL on the EPLR of
each of three flows. It is suggested that effective combinations of (MTQ, QTL)
are (1200,2800), (1400,2800), and (1500,2500) in this scenario. Compared with
the results in Fig. 13(a) (MTQ only) and Fig. 13(b) (QTL only), an appropriate
combination can achieve a better and balanced performance improvement of three
flows in terms of EPLR.
5 Concluding Remarks
MTQ allows a sender of application flows to set a time in its packets depending
on the application to limit the queuing delay in each queue they will pass. QTL
allows a sender to set a time in its packets to limit the total queuing delay over
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queues they will pass. In this sense, MTQ/QTL is a good example of user-oriented
dynamic AQM, and this motivates us to try a P4-based implementation. All experi-
mental results are consistent with our simulation-based evaluation of MTQ/QTL in
the previous paper. This consistency suggests the validity of our P4-based imple-
mentation of MTQ/QTL and the feasibility of the data plane programming using P4
in advanced AQM.
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